

ULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION

Precision Edge[®] SY58600U

FEATURES

- Guaranteed AC performance over temperature and voltage:
 - DC-to >10.7Gbps data rate throughput
 - DC-to >7GHz clock f_{MAX}
 - <220ps in-to-out t_{nd}
 - $t_r/t_f < 60ps$
- Ultra low-jitter design:
 - <1ps_{RMS} random jitter
 - <10ps_{pp} deterministic jitter
 - <10ps_{pp} total jitter (clock)
- Minimum input swing 200mV (|IN-/IN|)
- Unique, patent-pending input termination and VT pin accepts DC-coupled and AC-coupled inputs (CML, PECL, LVDS)
- Internal 50 Ω output source termination
- Typical 400mV CML output swing
- Power supply 2.5V ±5% or 3.3V ±10%
- -40°C to 85°C industrial temperature range
- Available in an ultra-small (2mm x 2mm) 8-pin MLF[®] package

APPLICATIONS

- Backplane buffering
- OC-12 to OC-192 SONET/SDN clock/data distribution
- All Gigabit Ethernet distribution
- **■** Fibre Channel distribution

Precision Edge[®]

DESCRIPTION


The SY58600U is a 2.5V/3.3V precision, high-speed, differential receiver capable of handling clocks up to 7GHz and data streams up to 10.7Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that allows users to interface to any differential signal (AC or DC-coupled) as small as 200mV_{pp} without any level shifting or termination resistor networks in the signal path. The outputs are 400 mV CML, with extremely fast rise/fall times guaranteed to be less than 60 ps.


The SY58600U operates from a 2.5V $\pm 5\%$ supply or a 3.3V $\pm 10\%$ supply and is guaranteed over the full industrial temperature range of -40° C to $+85^{\circ}$ C. For applications that require 800mV LVPECL outputs, consider the SY58601U or for 400mV LVPECL outputs the SY58602U. The SY58600U is part of Micrel's high-speed, Precision Edge® product line.

All support documentation can be found on Micrel's web site at www.micrel.com.

FUNCTIONAL BLOCK DIAGRAM




TYPICAL APPLICATION



Precision Edge is a registered trademark of Micrel, Inc. *Micro*LeadFrame and MLF are trademarks of Amkor Technology, Inc.

PACKAGE/ORDERING INFORMATION



Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58600UMITR ⁽²⁾	MLF-8	Industrial	600	Sn-Pb
SY58600UMGTR ^(2, 3)	MLF-8	Industrial	600 with Pb-Free bar-line indicator	Pb-Free NiPdAu

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at $T_A = 25^{\circ}C$, DC electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package recommended for new designs.

PIN DESCRIPTION

Pin Number	Pin Name	Pin Function
1, 4	IN, /IN	Differential Input: This input pair is the signal to be buffered. These inputs accept AC or DC-coupled signals as small as 100mV. Each pin of this pair internally terminates to a VT pin through 50Ω. Note that this input will default to an indeterminate state if left open. Please refer to the "Input Interface Applications" section for more details.
2	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to this pin. The VT pin provides a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" section for more details.
3	VREF-AC	Reference Output Voltage: This output biases to V _{CC} –1.2V. Connect to VT pin when AC-coupling the input. Bypass with 0.01µF low ESR capacitor to V _{CC} . Maximum current source or sink is 0.5mA. See "Input Interface Applications" section.
8	VCC	Positive Power Supply. Bypass with $0.1\mu F 0.01\mu F $ low ESR capacitors as close to the VCC pin as possible.
7, 6	Q, /Q	Differential CML Output: Differential buffered output copy of the input signal. The differential output swing is typically 800mV into a 50Ω load, or 100Ω across the pair. See "Output Interface Applications" section.
5	GND, Exposed	Ground. Ground pin and exposed pad must be connected to the same ground plane.

Absolute Maximum Ratings(1)

Supply Voltage (V _{CC})	0.5V to +4.0V
Input Voltage (V _{IN})	0.5V to V _{CC}
CML Output Voltage (V _{OUT}) V _{CC} -	-1.0V to V _{CC} +0.5V
Termination Current ⁽³⁾	
Source or Sink Current on V _T	±100mA
Input Current	
Source or Sink Current on IN, /IN	±50mA
Current (V _{REF})	
Source or Sink Current on V _{REF} -AC .	
Lead Temperature (soldering, 20 sec.)	+260°C
Storage Temperature (T _S)	–65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V _{CC})	+2.375V to +2.625V or
	+3.0V to +3.6V
Ambient Temperature (T _A)	40°C to +85°C
Package Thermal Resistance ⁽⁴⁾	
$MLF^{\mathbb{R}}\left(\theta_{JA}\right)$	
Still-Air	93°C/W
$MLF^{ ext{ iny R}}\left(\psi_{JB} ight)$	
Junction-to-Board	32°C/W

DC ELECTRICAL CHARACTERISTICS(5)

 $T_A = -40$ °C to +85°C, unless otherwise noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Power Supply	V _{CC} = 2.5V V _{CC} = 3.3V	2.375 3.0	2.5 3.3	2.625 3.6	V
I _{CC}	Power Supply Current	No Load, max. V _{CC} , Note 6		45	65	mA
R _{DIFF_IN}	Differential Input Resistance (IN-to-/IN)		80	100	120	Ω
R _{IN}	Input Resistance (IN-to-V _T , /IN-to-V _T)		40	50	60	Ω
V _{IH}	Input HIGH Voltage (IN, /IN)	Note 7	V _{CC} -1.6		V _{CC}	V
V _{IL}	Input LOW Voltage (IN, /IN)		0		V _{IH} -0.1	V
V _{IN}	Input Voltage Swing (IN, /IN)	See Figure 1a.	0.1		1.7	V
V _{DIFF_IN}	Differential Input Voltage Swing IN-, /IN	See Figure 1b.	0.2			V
$V_{T_{\perp}IN}$	In-to-V _T (IN, /IN)				1.28	V
V _{REF-AC}	Output Reference Voltage		V _{CC} -1.3	V _{CC} -1.2	V _{CC} -1.1	V

Notes:

- 1. Permanent device damage may occur if the ratings in "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Due to the limited drive capability use for input of the same package only.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} uses 4-layer θ_{JA} in still-air, unless otherwise stated.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6. Includes current through internal 50Ω pull-ups.
- 7. V_{IH} (min) not lower than 1.2V.

CML OUTPUTS DC ELECTRICAL CHARACTERISTICS(8)

 V_{CC} = 2.5V ±5% or 3.3V ±10%; T_A = -40°C to +85°C; R_L = 100 Ω across output pair or equivalent, unless otherwise noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output HIGH Voltage Q, /Q		V _{CC} -0.020	V _{CC} -0.010	V _{CC}	V
V _{OUT}	Output Voltage Swing Q, /Q	See Figure 1a.	325	400		mV
V _{DIFF_OUT}	Differential Output Voltage Swing Q, /Q	See Figure 1b.	650	800		mV
R _{OUT}	Output Source Impedance Q, /Q		40	50	60	Ω

AC ELECTRICAL CHARACTERISTICS(9)


 $V_{CC} = 2.5 \text{V} \pm 5\%$ or $3.3 \text{V} \pm 10\%$; $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $R_L = 100\Omega$ across output pair or equivalent, unless otherwise noted.

Symbol	Parameter		Condition		Min	Тур	Max	Units
f _{MAX}	Maximum Operating Frequency			NRZ Data	10.7			Gbps
				Clock	7			GHz
t _{pd}	Propagation Delay		IN-to-Q		70	125	220	ps
t _{pd} Tempco	co Differential Propagation Delay Temperature Coefficient					115		fs/°C
t _{JITTER}	Data Random	Jitter (RJ)	Note 10				1	ps _{RMS}
	Deterministic Jitter (DJ)		Note 11				10	ps _{PP}
	Clock Cycle-to-C	Cycle Jitter	Note 12				1	ps _{RMS}
	Total	Jitter (TJ)	Note 13				10	ps _{PP}
t _r , t _f	Output Rise/Fall Times	Q, /Q	(20% to 80%) At full output sw	/ing.	20	40	60	ps

Notes:

- 8. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 9. High frequency AC electricals are guaranteed by design and characterization.
- 10. Random jitter is measured with a K28.7 comma detect character pattern, measured at 2.5Gbps/3.2Gbps.
- 11. Deterministic jitter is measured at 2.5Gbps/3.2Gbps with both K28.5 and 2^{23} –1 PRBS pattern.
- 12. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, $T_n T_{n-1}$ where T is the time between rising edges of the output signal.
- 13. Total jitter definition: with an ideal clock input of frequency ≤ f_{MAX}, no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.

TIMING DIAGRAM



DEFINITION OF SINGLE-ENDED AND DIFFERENTIAL SWINGS



Figure 1a. Single-Ended Swing




Figure 1b. Differential Swing

INPUT AND OUTPUT STAGE INTERNAL TERMINATION




Figure 2a. Simplified Differential Input Stage






Figure 2b. Simplified Differential Output Stage

TYPICAL OPERATING CHARACTERISTICS


 $\label{eq:VCC} \mbox{$V_{CC}$} = 3.3 \mbox{$V$}, \mbox{$GND$} = 0, \mbox{$V_{IN}$} = 800 \mbox{mV}.$









TIME (200ps/div.)




TIME (300ps/div.)



TIME (100ps/div.)






TYPICAL OPERATING CHARACTERISTICS CONT'D

 $V_{CC} = 3.3V$, GND = 0, $V_{IN} = 800mV$.

10xGBE Mask 2²³-1 PRBS



TIME (15ps/div.)

INPUT INTERFACE APPLICATIONS




Figure 3a. CML Interface (DC-Coupled)

Option: V_T may be connected to V_{CC}




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

OUTPUT INTERFACE APPLICATIONS




Figure 4a. CML DC-Coupled Termination




Figure 4b. CML DC-Coupled Termination





Figure 4c. CML AC-Coupled Termination

RELATED PRODUCT AND SUPPORT DOCUMENTATION

Part Number	Function	Data Sheet Link
SY58601U	2.5V/3.3V 5Gbps Differential 800mV LVPECL Line Driver/Receiver with Internal Termination	www.micrel.com/product-info/products/sy58601u.shtml
SY58602U	2.5V/3.3V 10.7Gbps Differential 400mV LVPECL Line Driver/Receiver with Internal Termination	www.micrel.com/product-info/products/sy58602u.shtml
	MLF™ Application Note	www.amkor.com/products/notes_papers/MLF_AppNote_0902.pdf
HBW Solutions	New Products and Applications	www.micrel.com/product-info/products/solutions.shtml


8-PIN ULTRA-SMALL EPAD *Micro*LeadFrame[®] (MLF-8)



1,300±0,050 -0.350 0.125±0.050 0.250±0.050 1.200±0.050 R0.100 1.750 REF 0.500 BSC -0.600±0.050 FXP. PAD

TOP VIEW


BOTTOM VIEW



SIDE VIEW

NUTE:

- IL: ALL DIMENSIONS ARE IN MILLIMETERS. MAX. PACKAGE WARPAGE IS 0.05 mm. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.



PCB Thermal Consideration for 8-Pin MLF® Package (Always solder, or equivalent, the exposed pad to the PCB)

Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated